A practical guide to the STA engineer role: constraints, timing closure, sign-off, skills, tools and how to start.
Author: Raju Gorla
A practical guide to the DFT engineer role: scan, ATPG, MBIST, skills, tools, how to start and career path.
A practical guide to the physical design engineer role: floorplan to sign-off, skills, tools, how to start and career path.
A practical guide to the design verification engineer role: daily work, skills, tools, how to start and career path.
A practical guide to the digital design (RTL) engineer role: daily work, skills, tools, how to start and career path.
Chip product companies, EDA, design services, startups and fabs in India, grouped by type, with advice on where to start.
Rough VLSI salary ranges in India by experience, what actually moves your pay, how to read CTC, and how to negotiate.
What VLSI interviewers really look for, in the order I would learn it: pick a role, build the skill stack, prove it with projects, plus a simple 90-day plan.
The main low-power design techniques explained: clock gating, operand isolation, multi-Vt cells, power gating with isolation and retention, multi-voltage, DVFS, UPF and low-power verification.
How teams sign off clock domain crossings: clock setup, structural CDC checks, waivers, assertions and formal, and the STA constraints that go with them.