SDC timing constraints explained: clocks, input and output delays, environment, exceptions, design rules and modes, a complete example, how to review an SDC and common mistakes.
Browsing: Job Roles
How STA models clocks: source and network latency, skew and useful skew, jitter and clock uncertainty, clock definitions in SDC, and other clock checks.
How STA calculates delays: NLDM tables, CCS and ECSM models, wire delay and Elmore, effective capacitance, slew propagation, unateness and why it matters.
How STA computes arrival time, required time and slack, how the clock period sets maximum frequency, and what WNS and TNS mean, with a worked example on a timeline.
Setup and hold checks explained with a waveform, the slack equations, a worked example with skew and uncertainty, and which corners each check is worst at.
What static timing analysis is, why it replaced timing simulation for sign-off, the four kinds of timing paths, how STA computes slack, and what it checks.