UVM sequences and sequencers explained: the start_item/finish_item handshake, the driver side, starting sequences from tests, nested and parallel sequences, lock and grab, and virtual sequences.
Browsing: UVM
UVM concepts
How to write UVM sequence items: rand fields and constraints, factory registration, do_copy, do_compare and convert2string vs field macros, and tips for scoreboard-friendly transactions.
How a UVM testbench is structured: the component hierarchy, uvm_component vs uvm_object, building and connecting an environment, the top module and designing for reuse.
What UVM is, why it exists, its core classes, a minimal UVM test, and a learning path through my UVM series.