How delays work in Verilog: timescale, inter vs intra-assignment delays, inertial vs transport delays with waveforms, rise and fall delays, specify blocks and $setup, $hold and $width.
Verilog templates for flip-flops (async and sync reset, enable), latches, registers, shift registers, pipelines and counters, with rules for sequential blocks.
