Blocking (=) vs non-blocking (<=) assignments explained with waveforms, the Verilog scheduling regions behind them, race conditions, and the rules to follow in RTL.
Verilog’s basic syntax rules in one place: comments, identifiers, keywords, sized and unsized numbers, x and z values, strings and the mistakes beginners make most.
