Browsing: Verilog conditional statements