Browsing: Verilog best practices

The Verilog coding guidelines I follow for synthesisable RTL: clocks, resets, combinational and sequential logic, synthesis rules, readability and lint.