Browsing: Verification and validation in SystemVerilog