Browsing: Transport delay in Verilog