Browsing: SystemVerilog timing checks