Browsing: SystemVerilog design patterns