Every Verilog operator with examples: bitwise vs logical vs reduction, shifts, concatenation, precedence, expression width, signed arithmetic and what each operator synthesises to.
Verilog’s basic syntax rules in one place: comments, identifiers, keywords, sized and unsized numbers, x and z values, strings and the mistakes beginners make most.
