Browsing: RTL design in Verilog